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was experimentally investigated. This concept permits the power developed on the array to be 
delivered directly to an electrical load a t  the voltage o r  current required by the load. In the 
particular concept investigated, regulation was achieved by controlling the power output of array 
segments arranged in se r ies  and in a weighted binary fashion. The power output of an array seg- 
ment could be removed from the s e r i e s  by shorting switches. 
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A DlGlTAL REGULATED S O l A R  A R R A Y  POWER M O D U E  
by James E. T r i n e r  
Lewis Research Cen te r  
SUMMARY 
A concept f o r  regulating the power developed on a s o l a r  a r r a y  a t  the source Qi, e ,  , 
on the a r r ay )  was experimentally investigated. This concept permits  the power de- 
veloped on the a r r a y  to be delivered directly to an electrical load a t  the voltage o r  cur- 
rent  required by the load. In the particular concept investigated, regrnlakiion was 
achieved by controlling the power output of a r r a y  segments arranged in s e r i e s  and Ir d. 
weighted binary fashion. The power output of an a r r ay  segment could be removed frtu LI- 
the s e r i e s  by shorting switches. 
The regulation obtained experimentally met  the design goal of 0 .1  percent regula- 
tion for  a 1000-volt so la r  a r r ay  module. The regulation was insensitive l o  array light- 
ing and thermal variations. No major switching transients were  observed, Worst- 
case  power dissipations fo r  the switching circuitry was 450 milliwatt. Because of 
equipment l imits ,  the regulation demonstration was confined to a range olf voltage from 
500 to 755 volts and a range of current  f rom 0 to  40 milliamperes.  
INTRODUCTION 
Solar a r r ays  using silicon so l a r  cells a r e  essentially the exclusive source  of elec- 
t r ical  power for  Earth satell i tes.  The silicon cells used on these a r r ays  are inherently 
low-voltage devices. The anticipated advent of satell i tes incorporating ion t"nmstors 
and high frequency electron tubes (traveling wave tubes, etc. ) has created a need for  dc 
power supplies with 1000- to 16 000-volt outputs. The present t hms to r s  require from 
1000 to 5000 volts dc  a t  the accelerator  electrodes. The n e a r  future tubes may require 
up to 16 000 volts dc. 
Conventional so la r  a r r ays  a r e  wired to deliver their  dc  power a t  l e s s  than 100 volts. 
The high-voltage requirements noted previously a r e  met with low-voltage solar arrays 
by t r a n s f o r m i ~ ~ g  the low voltage into high voltage with heavy and complex power con- 
ditioning equipment, which typically weighs 33-66 kg/kW (15 to 30 lb/kW). 
Since the dc power requirements a r e  expected to b e  met by so l a r  a r r ays ,  a 
deparhre from the conventional method of developing conditioned so l a r  a r r ay  power 
may be desirable.  In this regard, it appears desirable  and feasible to 
(1) Develop so l a r  a r r ay  power a t  the voltage levels required by the major using 
1 oads 
(2)  Provide on the a r r a y  itself ,  the regulation required by the major using dc loads 
Such a high-voltage so l a r  a r r a y  (with integrated dc power conditioning equipment 
m d  capable of tclelivering d iscre te  voltage levels f rom 1000 to 16 000 V to a using load) 
should reduce the complexity and weight and increase  the overall reliability of the total 
power system, On a sys tem basis  a weight savings of 22 to 44 kg/kW (10 to 20 lb/kW) 
should be achievable using integrated so l a r  a r r a y  technology. 
The technology necessary to design the high-voltage so l a r  a r r a y  described h e r e  
does not now exist. To obtain the technology to design such a r r ays ,  research  and de- 
velopment effort is necessary in the a r e a s  of (1) operating high-voltage so lar  a r r a y s  in 
a space environment, (2) providing power regulation and switching integral with the 
a r r ay  (3) developing deployable l a rge  a r e a  a r r a y  configurations. 
S k d i e s  were  performed (refs ,  1 and 2) on the feasibility of operating a high-voltage 
solar array (a rea  (1)) in a space  environment. The resul ts  of these studies indicate 
that the high-voltage so l a r  a r r ay  concept is practical. Experimental verification of 
these st11dy resul ts  is underway. The a r r a y  deployment techniques (a rea  (3)) being de- 
veloped by a number of organizations a r e  adaptable to ei ther  the low- o r  high-voltage 
array eonfimraitions. 
"Ifhe purpose sf this report  is to present  preliminary evaluations of the concept to 
regulate so lar  a r r a y  power ( a r ea  (2)) and to demonstrate the performance characteristics 
and capabilities of one type of electronic circuit involved. The expefimental evaluation 
of the solar a r r ay  regulation concept was performed on a 755-volt, 50-milliampere 
solar array module. A binary coded decimal up-down counter and digital clock were  
used to supply lcontrol logic to the regulator system. 
The electronic circuitry developed f o r  this particular regulating scheme could be  
applied lo systems with voltage ranges from 1000 to 16 000 volts and a voltage variation 
equal to o r  l e s s  than 0.1 percent. A s imi l a r  type voltage regulation scheme could be 
developed with a digital computer system supplying the control logic. 
REGUMTlNG CONCEPT 
In a power system there a r e  three  basic subsystems. They a r e  (1) the power source  
(2)  a conditioning network and (3) the load which determines the s i z e  and complexity of 
the power source and the conditioning network. 
The power source for most spacecraft is obtained by direct conversion of solar 
energy into electrical power by solar  cells. Figure l ( a )  shows the current-voltage 
characteristics of a single 1- by 2-centimeter n-on-p silicon solar  cell. Such solar 
cells (or  other s ize  cells) can be connected electrically in ser ies ,  parallel eombinatisns 
to satisfy the power requirement of a load. As an example, the load and the solar array 
configuration (1 by 2 cm cells) needed to supply the load is shown in figure l(b). Unfor- 
tunately most spacecraft loads a r e  more demanding than indicated in figure I@)., Most 
loads require regulated power (i. e . ,  constant voltage, constant current, constant 
power, o r  some stipulated variation of these quantities). In addition, the output of solar 
cells is affected by temperature, light intensity, radiation degradation, etc. Thus, the 
requirement for a conditioning network. 
The conditioning network for  this investigation is a voltage regulator, Although 
this concept is applicable to a variety of voltage levels, the one selected for  this investi- 
gation was 755 volts. The same concept may be used for  current regulation as well. 
The concept evaluated has been given the name integral power conditioning because the 
voltage is controlled by controlling the number of cells on the array that deliver power 
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(a) Current-voltage characteristic of 1- by 
2-centimeter sil icon solar cell. 
(b) M a  solar cell ma t r i x  
Figure 1. - Characteristic solar cell power sources. 
to the load, In developing the integral power conditioning concept, it was assumed that 
a digi td computer would b e  on the spacecraft and would provide the logic for  control of 
the system, Such a logic system, however, is not a necessary part of the integral 
power conditioning a s  will be noted later .  
The rewirements for the conditioning network a r e  a s  follows: 
(1) High circuit reliability. 
(2) Ability to switch power to the load when required. 
(3) Precise current o r  voltage regulation. 
(4) bolation of high-voltage power f rom the low-voltage control logic of the computer. 
(5) Acceptable control logic in a digital form. 
(6) Ability to perform the conditioning integral with the solar  array.  
Conven t iod  regulating concepts a r e  the se r i e s  regulator, the shunt regulator, 
m d  the partial shunt regulator. The schematic of each of the above mentioned regula- 
tors is shown in figure 2. The main disadvantage of the first two of these regulators is 
that they require large power dissipation elements. This can best be seen by examining 
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(b) Shun t  regulator. 
(c) Partial shunt  regulator. 
Figure 2. - Conventional regulator systems. 
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Figure 3. - Power dissipation i n  conventional regulator 
systems. 
the remlation situation fo r  an example load requiring a constant 1000-volt dc source of 
power at a nominal current value of 50 milliampere. Figures 3(a) and (b) show the 
power dissipation curves for the ser ies  and shunt conventional regulator systems. 
The current-voltage characteristic of the solar  a r ray  required to supply the load and the 
amount of power which must be dissipated by the passive element of the voltage regula- 
tor comfi~arations (shown in fig. 2) is a large percentage of the total so lar  a r ray  power 
output, The partial shunt regulator has considerably lower power dissipation a s  shown 
in figpre 3(c). The digital regulator described next takes advantage of this approach to 
lowering power dissipation. 
Stifficient power to the load with an allowance for power variation of so lar  cells can 
be obtained by ser ies  connecting solar  cells for voltage and parallel connecting solar  
cells for current. The design of this digital regulator is based on a weighted binary 
number system. The solar  cells in the ser ies  string a r e  grouped into voltage incre- 
ments (binary submodules) that correspond to the weighted binary system, that is, 
0 1 2 , 2 , . . 1 2". ~ a c h  weighted voltage increment (binary submodule) is provided with 
a shorting switch. When the switch is open, the submodule voltage and power a r e  part  
of the ser ies  string. When the switch is closed, the submodule voltage and power a r e  not 
part of the ser ies  string. A schematic diagram of the digital system is shown in figure 4. 
The output o$ each binary submodule can exist in either the on state  (voltage added to the 
series string) o r  in the off s tate  (voltage not added to the ser ies  string). The on state  and 
the ofi s tate  correspond in the logic system to a one-level o r  a zero-level condition, 
Binary  I Switches 
submodel 
F igure  4. - B inary  subsections of regulated solar a r ray  section. 
respectively. Using this technique, the power of the so l a r  a r r a y  can be conditione~d to 
the power requirements of a load by setting the logic levels of each of the (2") submod- 
ules.  Power is dissipated within the shorting switch (neglecting leakage currents)  only 
when the binary submodule is shorted. The power dissipated by the switeh is dependent 
on the load configuration. The worst-case power dissipation within the switch occurs 
when the switch is closed and the load current  is near  zero. Then essentially full short 
circuit  current  of the s o l a r  cell flows through the shorting switch. Figure 5 shows this 
power dissipation characteristic of the shorting switch. This power dissipation is less 
than 5 milliwatts for  a typical switch shorting a submodule consisting of a s t r ing  of 
1- by 2- centimeter so l a r  cells in s e r i e s  when under light load o r  no load conditions. 
F o r  a single-string (1- by 2-cm so la r  cells) eight-bit digital regulator, therefore,  the 
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Figure 5. - Power dissipation of submodule switch. 
mwimum power dissipated would be  40 milliwatts when the eight switches a r e  closed 
md there is no current to the load. 
The digital concept also has the capability of satisfying the conditioning network 
requirements noted earlier.  Power can be switched to a load when it is required. Volt- 
age r e ~ l t i o n  to practically any precision desired is obtainable by selecting the proper 
voltage increment for  the least  significant binary bit. Computer control logic terminals 
can be programmed directly to supply the required control logic. Optoelectronic coup- 
ling (as will be  described subsequently) can be  used to isolate low voltage logic signals 
from the high voltage solar  array.  Preliminary studies indicate that a reliability of 
0,999 can be achieved using present day state-of-the-art technology. Through the use  of 
microcircuit technology the complete regulator control circuitry could be placed on a 
single chip, and also, the low-power dissipation within the switch makes integration of 
the entire regulator (control circuitry and switches) on an ar ray  substrate possible. 
In order to evaluate the performance of such a digital system one was built in 
breadboard form and tested. The following two sections describe the digital system 
and the experimental evaluation of the system. 
DESCRIPTION OF EXPERIMENT 
The concept of digital regulation on a high voltage solar  a r ray  was experimentally 
investigated using a 755 volt, 50 millampere test  array.  A block diagram of the entire 
Figure 6. - Closed-loop digital regulator system. 
system is shown in figure 6. The three major design aspects of the experiment are 
(1) Binary submodule switching system 
(2) Control logic circuitry 
(3)  High voltage interface 
B i n a r y  Swi tch ing  of High Voltage Solar A r r a y  
The test a r ray  was divided into two sections, a 500-volt unregulated section and a 
255-volt regulated section . The binary submodule switching system was incorporated 
on the 255-volt section of the array. The 255-volt regulated section of the solar  array 
0 rnodule was tapped a t  voltage levels equivalent to the binary weighted system (i, e ,  , 2 : 
1 7 2 , . . . , 2 ). A variable voltage from 0 to 255 volts in l-volt increments is obtainable 
with this binary voltage tap configuration. The unregulated 500-volt solar  array section 
was placed in ser ies  with the 255-volt regulated solar  a r ray  section for a total ar ray  
output capability of 755 volts a t  50 milliamperes. Thus, 34 percent of the total 7755-volt 
a r ray  was controllable by shorting out binary subsections of the 255-volt solar array 
section. Regulation of 0.175 percent was obtained with this arrangement. F i ~ r e  7 
shows the test  configuration. Such a test configuration can be replicated in parallel to 
obtain greater  current output. However, the test  configuration shown in f i m r e  7 rep- 
resented the maximum capabilities for  experimentation in te rms of available solar  cells 
a t  the time the investigation was conducted. 
Unregulated 
section 
Output 755 V, 
50 rnA 
I 
Regulated 
section 
+ 
Figure 7. -Layout of high-voltage solar array sections. 
Contro l  Logic C i r cu i t s  
The control logic circuits for  the 255-volt section of the ar ray  will be discussed a s  
four subtopics, They a r e  the so lar  a r ray  output sensing network, the central processor,  
the processor output logic, and the drive circuitry. 
Input-outp~t sensing. - The schematics showing how the two analog inputs a r e  
generated, the so lar  a r r ay  reference voltage and the standard reference voltage a r e  
shown in figure 8. The output voltage of the so lar  a r r ay  is measured across  100:l re- 
(a) Solar array reference voltage sense network. 
7.55 v Es 
Zener 
& 
(b) Standard reference supply. 
Figure 8. - Analog inputs to central processor u n i t  
sistive divider network. (See fig. 8(a). ) The input to the divider network is 1 megohm. 
Therefore, there is no loading of the solar  a r r ay  by the sensing network. A unity gain 
operational amplifier is used to buffer this sensed output voltage from the subsequent 
circuitry.  The output of the operational amplifier is 0 to 7. 55 volts which is proportional 
to the total solar  a r ray  output (0 to 755 V dc)  and will be referred to a s  the so lar  a r r ay  
reference voltage EA. The standard reference voltage ES (see fig. 8(b)) is continuously 
adjustable from 5 to 8 volts. This corresponds to a so lar  a r ray  output variation of 
500 to 75% volts dc. The so lar  a r ray  reference voltage EA is compared with the stand- 
ard reference ES in the central processor unit. When a null voltage (EA - ES = 0) is 
across the andog inputs of the central processor unit the desired s e t  point output voltage 
of the solar a r ray  is obtained. 
Central processor unit. - The intelligence of the digital regulator is performed by 
the central processor unit. In an actual spacecraft application this function would be 
achieved using an on-board digital computer. For  this experiment, the central. proces- 
s o r  unit is a binary coded decimal up-down counter, a high speed comparator, and a 
digital clock. The processing unit accepts two analog inputs. A block diagram sf the 
central processor unit is shown in figure 9(a). The processor determines whether the 
array voltage is greater than o r  l e s s  than the reference voltage. When the difference 
between array voltage and reference voltage exceeds a certain deadband, the praleessor 
is activated to seek a null voltage. 
The null voltage is obtained in the following manner. Figure 9(b) shows the high- 
speed comparator, the digital clock, and the up-down counter input logic gates, The 
two reference voltages EA and ES (see fig. 9(b)) a r e  inputs to the negative and positive 
inputs of a high-speed comparator. The output of the comparator is either a logic one 
level o r  a logic zero level. An EA is greater  than ES results in a zero level on the  
comparator output. The input gate of the up-down counter which se t s  the counter in 
either an up count mode o r  a down count mode represented as a one level o r  a zero 
level, respectively, senses the output of the high-speed comparator. If a one level is 
present at  the input gate the counter is advanced at  a predetermined clock rate bit by 
bit until the desired switch combination is achieved on the array.  The reverse situation 
occurs when a zero level input is present at  the up-down counter input gate, 
The third input to the processor is the digital input. This input in obtain& from the 
output logic of the processor unit a s  shown in figure 9(c). By design the output voltage 
of the array was controlled within 1 volt of the desired voltage output. Therefore, the 
1 7  seven output bits (2 - 2 ) of the central processing unit a r e  sensed to determine when 
they a r e  on. The output bits a r e  sensed through the use of a four-input NAND gate and 
a three-input NAND gate. These two gates a r e  NORED together and along with the in- 
verted digital clock pulse a r e  sensed by the NOR gate of the shutdown logic. When the 
control capabilities of the 255-volt section a r e  exceeded (i. e., when all switches are 
open and the load current demand exceeds ar ray  capabilities) the clock input gate of the 
up-down counter stops the clock pulses from reaching the clocked gate of the counter, 
Therefore, the counter is halted and the processor does not continue to search fear a nu11 
input from the analog inputs. The output logic bits a r e  coupled to the binary switch 
drive circuitry through NOR gates. These buffer the output logic from the drive cir- 
cuitry. 
To output logic and 
binary switches 
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(a) Central processor block diagram. 
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(c) Shutdown logic. 
Figure 9. - Central processing u n i t  
High Voltage Interface 
The processing unit operates a t  low-voltage (0 to 3 V), but i ts  logie output signals 
must operate switches on the a r ray  that can be at high voltage. It is desirable to isolate 
the high voltage on the ar ray  from the low-voltage control logie of the processing unit, 
This is accomplished by using optoelectronic coupling between the output logic gates of 
the processor and the switch device circuitry on the array.  In this experiment an opto- 
electronic device capable of withstanding 500 volts dc  was used to provide isolation be- 
tween the high voltage on the ar ray  and the low-voltage control logic. Fimre 10 shows a 
simple binary switch section with optoelectronic coupling. 
A detailed drawing of the complete closed-loop control system is shown in f i g r e  11, 
The experimental results and performance of the system are discussed in the next see- 
tion. 
cEmitter diode 
/' 
,-Gate ' ,-Detector /,-Binary switch 
, , 
/ ; 
/ /' 
, , ; // ,r Protective diode / / 0 
computer Binary submodule-" 
logic 
Figure 10. - Single binary subsection and switch drive circuitry. 

EXPERIMENTAL RESULTS AND DISCUSSION 
The operation of the digital regulated solar  a r ray  module is affected by b01:h the 
physical operating condition and the actual circuitry which controls the operation of the 
regulator. 
Two physical operating conditions that affect the solar  a r ray  regulator performance 
a r e  (1) the temperature of the solar cells and the uniformity of the temperature f rom cell 
to cell, and (2) the illumination intensity and its uniformity. Both conditions are critical 
to the output of the solar  cells. In the experimental setup, the ar ray  was illuminated by 
a 15 000-watt light bank and also by placing the ar ray  in direct sunlight. Light bank 
illumination was uniform to *I0 percent at a light intensity capable of producing an. output 
from the solar  cells equivalent to 140 milliwatts per  square centimeter AM0 solar in- 
tensity. The light bank produced temperature variations of approximately 5. 5" K 
(10' F )  over the so lar  a r ray .  Another characteristic of the light bank was that a large 
portion of the output was in the infrared region of the spectrum, thus producing operatiqg 
a r ray  temperatures of 330.4*5.5' K ( 1 3 5 ~ * 1 0 ~  F). These temperature variations and 
light intensity variations experienced with the light bank were not present under sunlight 
exposure. 
Figure 12 shows the regulation characteristics of the system a t  610 volts under both 
illumination conditions. These results demonstrate that the ability to regulate was not 
affected by the illumination intensity variation and temperature variationls experienced 
with the light bank. 
Four conditions that affect the output characteristics of the b i n a q  elements are  
(1) intrinsic solar  cell characteristics, (2) ambient operating temperature of the cells, 
(3) illumination of the cells, and (4) intrinsic characteristics of switches. Even though 
these conditions were present, a voltage regulation (from 500 to 755 vollts in steps sf 
50 volts over the full-current capabilities for  that particular voltage range) of 0. 175 per- 
cent was achieved. The operational characteristics of the high voltage solar array 
module a r e  shown in figure 13. 
One significant feature of this regulator system is the very low power d i s s ipa td  ipa 
the switch circuits of the regulator system under full regulation conditions. Power 
dissipation within the binary switches was 40 milliwatts. The control logic and high 
voltage interface power dissipation was 410 milliwatts. Therefore, no specid  pro- 
visions were required on the solar  array to dissipate the heat (450 mW) generated by 
the regulator system. 
The high-voltage interface between the ar ray  and the logic was bridged using the 
TIXL103 optically coupled isolator which has a 500-volt isolation rating. This rated 
isolation is peculiar, of course, to this particular device. Nigher-volt rsolatioln cm be 
obtained easily using the light emitting diode and photo detector a s  coupled devices, 
65 
> (a) Regulation at 610 volts of HUSA module under artif icial illumination. 
50 
Current, I, mA 
(b) Regulation of HUSA module under direct sunl ight i l lumination. 
Figure 12. - Regulation characteristics of HSA module. 
65 
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Figure 13. - Regulation characteristics of HUSA module over ent i re range of 
regulating capabilities. 
In general, the system performance is compatible both with a digital control sys tem 
integral with the solar  a r ray  o r  with an external digital computer system, A high- 
voltage solar  array regulation scheme can more easily meet power requiremen& than 
conventional power conditioning. Overall system efficiency for  a high voltage solar 
ar ray  is higher than conventional power conditioning. 
SUMMARY OF RESULTS 
The results of a preliminary experimental investigation of digital solar  array regu- 
lation electronics were as follows: 
1. The design goal for voltage regulation with the digital controlled high voltage 
solar  ar ray  regulator was 0.1 percent for  a 1000-volt solar  array. The voltage regula- 
tion obtained for the digital regulated 755-volt solar  ar ray  module was 0.175 percent 
for  a minimum bit s i ze  of 1 volt. This is equivalent to a regulation of 0.132 percent on 
a 1000-volt solar  ar ray  module. These results demonstrate that the 0.1 percent goal 
can be easily achieved by reducing the minimum bit s ize  and by employing more so- 
phisticated experimental facilities. 
2. No major switching transients were observed. 
3. The worst case power dissipation of the switching regulator is 450 milliwatt, 
4. Regulation was provided over the full current capability of the solar  array-, 
5. The ability to regulate was not affected by the moderate nonuniform lighting of 
the so l a r  a r r a y  and so lar  a r r ay  temperature variations present  in the experiment. 
6 The binary submodules need not b e  exact weighted binary bits to achieve the 
desired remlation. 
7, Switching of the binary submodules can be  achieved by driving a Darlington con- 
figured binary submodule switch directly f rom a light emitting diode. 
8 ,  Power dissipation within the binary submodule switch was approximately 50 milli- 
watts. Therefore,  no special provisions would b e  required on a so l a r  a r r a y  to dissipate 
the heat generated by the binary submodule switch in  the on s tate .  
9 ,  The gain achievable with the diode/transistor coupling approach would permit  the 
light emitting diodes to be  driven directly f rom computer output terminals.  
Lewis Research Center, 
NaticsnA Aeronautics and Space Administration, 
Cleveland, Ohio, March 31, 1971, 
120-26. 
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